(CLO 3—Boolean/Comb. Logic) It is desired to multiplex four different input data lines, a-d, onto one output. Three address lines, ("x" [MSB] through "z" [LSB]) control input-to-output selection. The three-bit address can be stated as a decimal number ranging from 0 to 7. Input a is MUXed out on address 3, b on address 4, c on 6, d on 7. Draw the MUX circuit below.