106k views
1 vote
TRUE/FALSE: The Verilog HDL has gate level primitives defined in the language standard and recognized by the compiler/synthesizer.

1 Answer

4 votes
The answer is true
Have a great day :)
User Cardeol
by
8.3k points