menu
Qammunity.org
Login
Register
My account
Edit my Profile
Private messages
My favorites
You have a Direct Mapped cache with following parameters Cache Data Size (C) 128 Block Size (b) 4 After partitioning the address, which is 32 bits big, into Tag, Set, and Offset…
Ask a Question
Questions
Unanswered
Tags
Ask a Question
You have a Direct Mapped cache with following parameters Cache Data Size (C) 128 Block Size (b) 4 After partitioning the address, which is 32 bits big, into Tag, Set, and Offset…
asked
Sep 7, 2021
89.0k
views
4
votes
You have a Direct Mapped cache with following parameters
Cache Data Size (C) 128
Block Size (b) 4
After partitioning the address, which is 32 bits big, into Tag, Set, and Offset, how many bits will be in each field?
Computers & Tech
college
Mocktheduck
asked
by
Mocktheduck
9.2k
points
answer
comment
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
1
vote
Yes... so it would be 134 seeing as, 128 and 4 both common denominators.. and the offset would be to the 40%
Bachmann
answered
Sep 11, 2021
by
Bachmann
8.9k
points
ask related question
comment
share this
0 Comments
Please
log in
or
register
to add a comment.
← Prev Question
Next Question →
Related questions
asked
Aug 7, 2024
67.0k
views
Consider a byte addressing architecture with 64-bit memory addresses. which bits of the address would be used in the tag, index and offset in a direct-mapped cache with 512 1-word blocks
Vmanjz
asked
Aug 7, 2024
by
Vmanjz
7.7k
points
Computers & Tech
high-school
1
answer
1
vote
67.0k
views
asked
Nov 7, 2024
77.8k
views
For a direct-mapped cache design with a 64-bit address, the following bits of the address are used to access the cache. Tag. Index. Offset 63–10 9–5 4–0 What is the cache block size (in words)?
Parapote
asked
Nov 7, 2024
by
Parapote
7.2k
points
Computers & Tech
high-school
1
answer
3
votes
77.8k
views
asked
Mar 20, 2021
40.1k
views
Problem 4 (25 points)Consider a byte addressing architecture with 64-bit memory addresses.(a)Which bits of the address would be used in the tag, index and offset in a direct-mapped cache with 512 1-word
Ostn
asked
Mar 20, 2021
by
Ostn
8.8k
points
Computers & Tech
college
1
answer
1
vote
40.1k
views
Ask a Question
Welcome to QAmmunity.org, where you can ask questions and receive answers from other members of our community.
9.4m
questions
12.2m
answers
Categories
All categories
Mathematics
(3.7m)
History
(955k)
English
(903k)
Biology
(716k)
Chemistry
(440k)
Physics
(405k)
Social Studies
(564k)
Advanced Placement
(27.5k)
SAT
(19.1k)
Geography
(146k)
Health
(283k)
Arts
(107k)
Business
(468k)
Computers & Tech
(195k)
French
(33.9k)
German
(4.9k)
Spanish
(174k)
Medicine
(125k)
Law
(53.4k)
Engineering
(74.2k)
Other Questions
“What does it mean when we “rework” copyrighted material?”
The book shows how to add and subtract binary and decimal numbers. However, other numbering systems are also very popular when dealing with computers. The octal (base 8) numbering system is one of these.
Seven basic internal components found in a computer tower
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
Search Qammunity.org