82.1k views
2 votes
Counters using LPM system functions and also in Verilog

• In this section we will realize a counter that counts seconds by using a ready-made system function from the LPM library and also with the help of VERILOG, it is possible to use one of the 27Mhz or 50Mhz system clocks.
• The counter should count up to 99 seconds, then reset and continue counting.
• The file that will contain the code must be called 99_counter.
• The counter must be designed, the code must be written using the Verilog language, compiled and executed
Functional simulation.
• Use HEX1 and HEX2 to display the counter status.
• The design and the simulation that proves that the design performs must be documented
the defined function.
• Explain what your project contains and why you chose to divide the components in this way
It.
• Present all the parts of the planning
• Functional simulations.
• What is and what does the maximum frequency at which your meter can work depend on?

User Wickkiey
by
7.3k points

1 Answer

5 votes

Final answer:

The project involves designing a counter using a system function from LPM library and Verilog. The counter will count up to 99 seconds and reset. The maximum frequency depends on various factors.

Step-by-step explanation:

The project involves designing a counter that counts seconds up to 99 using a ready-made system function from the LPM library and Verilog. The counter will reset and continue counting after reaching 99. The code must be written in Verilog and compiled for functional simulation.

The counter status will be displayed using HEX1 and HEX2. The project also requires documenting the design and simulation to prove its functionality.

The maximum frequency at which the counter can work depends on various factors such as the complexity of the design, the capability of the hardware, and the clock frequency being used.

User Kimmen
by
8.4k points